Daniele De Sensi

Assitant Professor, Sapienza University of Rome

prof_pic.jpg

I am an Assistant Professor at Sapienza University of Rome. I was previously a PostDoc researcher at ETH Zürich and University of Pisa. I received the Ph.D. in Computer Science from the University of Pisa.

My main reseach interests lie on the fields of Interconnection Networks, High Performance Computing, Green Computing, and Parallel Programming. You can find more about my research by checking the publications page.

If you have anything to discuss, feel free to send me an e-mail.

News

Apr 4, 2024 🎉 I’m happy to announce that a new paper have been accepted at HPDC ‘24. The paper introduces a performance model and new algorithms for reduce and allreduce on the Cerebras Wafer-Scale Engine (WSE), a novel architecture optimized for machine learning workloads. The new algorithms outperform the current vendor solutions by more than 3x.
Feb 15, 2024 👨‍🏫 In partnership with the University of Trento and CINI, we will host in June a summer school focused on High-Performance Computing (HPC) (https://hpc-summer-school-24.disi.unitn.it/). I’ll be giving two lectures on interconnection networks and the process of writing HPC papers. If you’re interested, feel free to join.
Dec 11, 2023 🎉 I’m happy to announce that two papers have been accepted at NSDI ‘24. The first one is about a new algorithm for allreduce on multidimensional torus networks that improves performance up to 3x compared to state-of-the-art algorithms (you can find a preprint here). The second one is on the design, implementation, and evaluation of the first-ever Slim Fly network deployment (here).
Oct 21, 2023 🎉 Our paper “Canary: Congestion-Aware In-Network Allreduce” has been accepted for publication on Future Generation Computer Systems (FGCS). You can find a preprint here.
Jul 24, 2023 🎉 Our HammingMesh paper, the result of a collaboration between ETH Zurich and Microsoft, has been invited to appear in Communications of ACM (CACM) Research Highlights.

Selected Publications

2024

  1. Swing: Short-cutting Rings for Higher Bandwidth Allreduce
    Daniele De Sensi, Tommaso Bonato, David Saam, and 1 more author
    In 21th USENIX Symposium on Networked Systems Design and Implementation (NSDI 24), Apr 2024
  2. Canary: Congestion-aware in-network allreduce using dynamic trees
    Daniele De Sensi, Edgar Costa Molero, Salvatore Di Girolamo, and 2 more authors
    Future Generation Computer Systems, Apr 2024

2022

  1. Noise in the Clouds: Influence of Network Performance Variability on Application Scalability
    Daniele De Sensi, Tiziano De Matteis, Konstantin Taranov, and 3 more authors
    Proc. ACM Meas. Anal. Comput. Syst., Dec 2022
  2. HammingMesh: A Network Topology for Large-Scale Deep Learning
    Torsten Hoefler, Tommaso Bonato, Daniele De Sensi, and 7 more authors
    In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC’22), Nov 2022

2021

  1. Flare: Flexible in-Network Allreduce
    Daniele De Sensi, Salvatore Di Girolamo, Saleh Ashkboos, and 2 more authors
    In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Nov 2021

2020

  1. An In-Depth Analysis of the Slingshot Interconnect
    Daniele De Sensi, Salvatore Di Girolamo, Kim H. McMahon, and 2 more authors
    In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Nov 2020

2019

  1. Mitigating Network Noise on Dragonfly Networks Through Application-aware Routing
    Daniele De Sensi, Salvatore Di Girolamo, and Torsten Hoefler
    In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Nov 2019