

Daniele De Sensi, Salvatore Di Girolamo, Saleh Ashkboos, Shigang Li, Torsten Hoefler


# Flare: Flexible In-Network Allreduce



ETH zürich



# IN-NETWORK ALLREDUCE




**2x traffic reduction** compared to host-based allreduce




**2x bandwidth improvement**

# MISSING FEATURES



Custom  
**operators** and  
datatypes




Support for  
**sparse data**




**Reproducibility**

# EXISTING SWITCHES ARCHITECTURES



# FLARE



Programmable switch  
architecture



Set of **algorithms**




Performance and  
memory occupancy  
models




# Programmable switch **architecture**

# SWITCH ARCHITECTURE




# SWITCH ARCHITECTURE



# PsPIN ARCHITECTURE


Shared memory  
(~20 cycles accesses)




# ADVANTAGES



Processing  
functions specified  
as **C kernels**



Coverage of  
**more use cases**




We can fit  
**512 cores + memory**



# Algorithms


# KEY FEATURES



**Where to store**  
the data




**How to access**  
the data



**How to manage**  
**sparse data**


# KEY FEATURES



**Where to store**  
the data



**How to access**  
the data



**How to manage**  
**sparse data**

# DATA TRANSMISSION

Host 0

Packet 0,0

Packet 0,1


Packet 0,2

Packet 0,3


Packet 0,4

# DATA AGGREGATION

Host 0	Packet 0,0	Packet 0,1	Packet 0,2	Packet 0,3	Packet 0,4
Host 1	Packet 1,0	Packet 1,1	Packet 1,2	Packet 1,3	Packet 1,4
Host 2	Packet 2,0	Packet 2,1	Packet 2,2	Packet 2,3	Packet 2,4



# PACKET SCHEDULING



# KEY FEATURES



Where to store  
the data




How to access  
the data




How to manage  
sparse data


# SHARED BUFFER CONTENTION



# SHARED BUFFER CONTENTION



# SHARED BUFFER CONTENTION



# HOW TO REDUCE CONTENTION

## Staggered sending

### Single buffer

### Multiple buffers

### Tree



Minimal memory occupancy



High contention



Higher memory occupancy



Lower contention



Highest memory occupancy



No contention



Reproducible

# PERFORMANCE AND MEMORY MODELLING

Figure 1: Flexible Network Addressing

The aggregation of the packets belonging to the same block can be done in different ways and has a direct impact on the maximum bandwidth that can be achieved by the switch. When aggregating data, we denote with  $\tau$  the service time of a core (i.e., the number of cycles it needs to receive a packet), because we have  $K$  cores (in the example, if the switch is even distributed, we have  $K$  cores) (we will show this is the case) and the maximum bandwidth achievable by the switch is expressed by  $\frac{K}{\tau}$ . We assume the switch receives a packet every  $\delta$  cycles and we can then express  $\delta = \frac{1}{\tau} \cdot \frac{1}{K}$ ,  $K$ , and  $\delta$  are informed by the specific switch architecture design, and we show in Section 6 how to properly organize the computation so to minimize  $\tau$ .



Figure 4: Utilization of input buffers, cores, and working memory during an in-network addressing on a switch with 4 cores, processing the data shown in Figure 3.

## 4.2 Input Buffers Memory

While being processed, the packets occupy input buffers memory, for as long as the buffer duration. Additionally, if there are no cores available to handle the packet, the packet will sit in the input buffer memory until a core becomes available. In the example in Figure 4, we denote that situation with a striped pattern in green (◎). The red pattern indicates that a packet is waiting to be processed. The input buffer occupancy is the queue waiting to be processed. The total time the packet sits in the queue waiting to be processed is denoted by the maximum size of these queues with  $Q$ . For example, Core 0 has  $Q = 0$  at ◎, and  $Q = 1$  at ◇. We model and analyze this in detail in Section 5.

## 4.3 Working Memory

We mentioned that the memory is partitioned among multiple addressers, and in the example, we assume three buffers have been allocated to this specific reduction. For simplicity, we also assume each block is aggregated by a single buffer. However, multiple contention buffers per block can be used, for example, to reduce contention. In Section 5 we derive different possibilities for organizing the working memory. To avoid running out of memory, the number of aggregations must be assigned to that address. In our example, the fourth send the fourth block only after the first block has been fully aggregated. This is because the last block has used Little's Law [5] to determine how many aggregation buffers should be allocated to an address. Because we have  $P$  packets per block (three in this case equal to the number of hosts),  $P$  ports, that it receives

<sup>1</sup>The identifier of the block can be carried in the packet as an IP optional header, processed by the parser and communicated to the packet scheduler.

at  $\delta/P$ . We define with  $\mathcal{L}$  the latency (in cycles) to process a block (in our example, the time between ◇ and ◇ in Figure 4), and with  $M$  the number of buffers needed to aggregate a block. Then, each addresser needs a working memory (in number of buffers) equal to  $M = M \cdot \mathcal{L} \cdot P$ .

## 5 PACKETS SCHEDULING AND INPUT BUFFERS OCCUPANCY

By default, packets are scheduled to the cores with a *First Come First Serve* (FCFS) policy, so that they are evenly distributed across the system. To simplify the notation, we also assume that we size the system so that the interarrival time to the previous one (i.e., the time between its reception of two subsequent packets) is larger or equal than its average service time (i.e., the time between the sending of two subsequent packets). Under these conditions, on average a packet will never be enqueued because they will always find an available slot. In general, however, packets might be enqueued, waiting for a core to become available. When the queue is full, the packet is dropped or becomes available. We assume that the queue is on the specific network where the switch is integrated.

In Figure 5 the L1 memory of the switch is partitioned across multiple clusters of cores (Figure 2). This means that each core has a specific cluster. For example, if we assume we have two cores and that  $\text{Core } 0$  is allocated on the cluster of  $\text{Core } 0$  and  $\text{Core } 1$ , then a header manager for  $\text{Core } 0$  would need to access a remote L1 memory. By doing so, it incurs higher latency (up to 16 cycles) compared to accessing its local L1 memory.

To only have local L1 memories and improve performance, we restrict the processing of packets belonging to the same block to a balanced amount of the available cores, while guaranteeing low rate processing, we use a hierarchical FCFS scheduling. We assign multiple clusters of cores to the same block with an FCFS policy to ensure fairness, and that  $\text{Core } 0$  receives a steady flow of packets.

Even if in both ◇ and ◇ each core builds up a queue of packets every 4 seconds, we show a detail of what happens in front of each core.

On the right side of the figure, we show in detail what happens when a packet arrives to  $\text{Core } 0$ .

We take into account the time a packet spends in the switch and, thus, the input buffer occupancy.

Moreover, the utilization of the buffers (and thus the queue length)

For example, in scenario ◇ of Figure 5 we show a same scenario of buffer occupancy. We illustrate in Figure 5 three different scenarios we use in our analysis. In scenario ◇, packets are received from three ports (◇, ◇, ◇), and we support in Table 2 the variables we use in this section. We assume that the packets are received from three ports (◇, ◇, ◇), and that implies that packets belonging to the same core belong to the same block and must be aggregated together. The number inside each packet represents the time when it is received by the switch. Because each packet might spend some time in the queue, this is important, different from the time when a core starts to process it. Due to contention and unbalance, several times are not correctly aligned, and there may be gaps between the reception of subsequent packets. However, for illustrative purposes, we assume the simplest case, where all packets are received at a constant rate of one packet per second. We assume that the switch has  $K$  cores (4 in this case),  $P$  ports, that it receives

SC '21, Nov 14–19, 2021, St. Louis, MO



Figure 5: Impact of intra-block interarrival time and hierarchical FCFS scheduling on packets memory occupancy.

one packet every 4 seconds (1 in this case). Because the core has a service time  $\tau = 4$  seconds,  $\delta = 8$ , so packets are evenly distributed across the system. To simplify the notation, we also assume that we size the system so that the interarrival time to the previous one (i.e., the time between its reception of two subsequent packets) is larger or equal than its average service time (i.e., the time between the sending of two subsequent packets). Under these conditions, on average a packet will never be enqueued because they will always find an available slot. In general, however, packets might be enqueued, waiting for a core to become available. When the queue is full, the packet is dropped or becomes available. We assume that the queue is on the specific network where the switch is integrated.

On scenario ◇ we show a detail of what happens in front of each core.

Even if in both ◇ and ◇ each core builds up a queue of packets every 4 seconds, we show a detail of what happens in front of each core.

On the right side of the figure, we show in detail what happens when a packet arrives to  $\text{Core } 0$ .

We take into account the time a packet spends in the switch and, thus, the input buffer occupancy.

Moreover, the utilization of the buffers (and thus the queue length)

De Santis et al.

Var	Description
$K$	Number of cores in the switch
$N$	Number of cores in each block. Block size is the reduction level
$M$	Number of children of each child in the switch
$\delta$	Average interarrival time of packets belonging to a block
$\tau$	Average service time of a core
$\mathcal{L}$	Average interarrival time of packets belonging to a block
$Q$	Average service time of a core
$M$	Memory required for a block (memory of diversity)

a solution called staggered sending, that consists on having each host sending the packets in a different order so that, on average, packets belonging to the same block are scheduled to specific cores and, thus, the input buffer occupancy is lower. Moreover, as shown in Section 6.1, staggered sending is also helpful in meeting contention on shared aggregated buffer. In general, the maximum  $N$  blocks to be sent in the example in scenario ◇, if we would have only 2 blocks, the  $\delta_c$  would be half of that we have when having 4 blocks. In general, we have  $\delta_c \leq \delta \leq \frac{\delta_c}{N}$ .

Input buffer occupancy. Because we are considering bursty arrival times at the cores, we can't use Little's Law [5] to compute the average number of packets in the switch, because it would consider the average number of packets in the intervals. Whereas a steady flow of packets, and that  $\text{Core } 0$  receives a packet every 4 seconds, and nothing for 12 seconds. Even if in both ◇ and ◇ each core builds up a queue of packets every 4 seconds, we show a detail of what happens in front of each core. On the right side of the figure, we show in detail what happens when a packet arrives to  $\text{Core } 0$ . The core receives packets in a second, before the beginning of the next second. We assume to size the system to process packets on average, at line rate. However, these measures increased the time a packet spent in the switch and, thus, the input buffer occupancy.

Does not depend on the number of the subsets  $S$  and also  $A_{\text{sum}}$  as  $B$  now with  $\delta_c$ . That implies that packets belonging to the same block will arrive four seconds apart from another. By comparison with ◇ we can see that although  $A_{\text{sum}}$  and  $A_{\text{sum}}$  arrive at the same rate (one packet per second in both cases),  $A_{\text{sum}}$  is received by the switch because each packet might spend some time in the queue. Thus, in a different manner from the time when a core starts to process it. Due to contention and unbalance, several times are not correctly aligned, and there may be gaps between the reception of subsequent packets. However, for illustrative purposes, we assume the simplest case, where all packets are received at a constant rate of one packet per second. We assume that the switch has  $K$  cores (4 in this case),  $P$  ports, that it receives

$$G = (Q + 1)\delta_c = \frac{PK}{S} \left( 1 - \frac{\delta_c}{\tau} \right) + K \quad (1)$$

This equation shows the relationship between the scheduling decision and the input buffer occupancy. It can also be used to compute the latency of a process to a block and, thus, the working memory occupancy (Section 4.3). Indeed, the latency can be computed as the sum of  $(P-1)\delta_c$ , plus the time needed for processing the last packet. The switch waits for all the packets of the block to be received in the order the packets are sent by the hosts. In this work, the time spent in the queue. In the worst case, a packet spends  $P$  cycles in


# KEY FEATURES



Where to store  
the data




How to access  
the data




How to manage  
**sparse data**


# SPARSE DATA STORAGE - ARRAY




# SPARSE DATA STORAGE – HASH TABLE



# DATA FILL-IN




# TWO-LEVEL APPROACH







# Evaluation

# RESULTS – SINGLE SWITCH



# RESULTS - 64 NODES, 2-LEVELS FAT TREE



Communication time of a ResNet50 iteration  
with sparsified gradients (0.2% density)

# CONCLUSIONS

